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Microcontrollers perform the hardware control in many instruments. Instruments requiring huge data
throughput and parallel computing use FPGA’s for data processing. The microcontroller in turn configures
the application hardware devices such as FPGA’s, ADC’s and Ethernet chips etc. The interfacing of these
devices uses address/data bus interface, serial interface or serial peripheral interface. The choice of the
interface depends upon the input/output pins available with different devices, programming ease and
proprietary interfaces supported by devices such as ADC’s. The novelty of this paper is to describe the
programming logic used for various types of interface scenarios from microcontroller to different
programmable devices. The study presented describes the methods and logic flowcharts for different
interfaces. The implementation of the interface logics were in prototype hardware for ultrasound
scanner. The internal devices were controlled from the graphical user interface in a laptop and the scan
results are taken. It is seen that the optimum solution of the hardware design can be achieved by using a
common serial interface towards all the devices.
 2016 Karabuk University. Publishing services by Elsevier B.V. This is an open access article under the CC
BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).1. Introduction
Field programmable gate arrays (FPGA’s) are used in systems
that require huge data throughput and parallel computing [1,2].
Microcontrollers offer major advancement as an internal and
external control [3]. Microcontrollers control majority of the inter-
nal devices in a typical circuit board. Moreover, majority of the
application specific chips have built-in interfaces controlled
through the microcontroller. Microcontrollers come with an uni-
versal serial bus (USB) interface through which it is interfaced with
an external device such as a host computer [4]. The interfacing of
microcontroller through USB from host computer using MATLAB
programming tool is studied in [5]. This provides unique advantage
of integration of hardware and software [6,7]. The programming of
the microcontroller is performed in traditional languages such as
‘C’ or ‘C++’ [8,9]. Object oriented programming languages provide
better reusability and flexibility in the firmware and software of
such systems [10]. FPGA codes are written in VHSIC (very high-
speed integrated circuit) hardware description language (VHDL).Microcontrollers and FPGA’s have wide range of application in
the area of instrumentation [11,12].
A study was carried out in the development of a prototype hard-
ware for ultrasound scanner which required parallel processing
and external control [13]. A block schematic of the microcontroller
interfacing in the prototype hardware is shown in Fig. 1, where the
interface towards different devices such as analog to digital con-
verter (ADC), FPGA’s, gigabit Ethernet controller (media access con-
trol device or MAC), and gigabit Ethernet physical layer device
(PHY) is shown. The microcontroller interface can use address/data
bus interfacing which is the simplest method of interfacing as data
read and write operations can be done in the byte form [14]. How-
ever, this is suitable only when sufficient number of hardware pins
is available in the interfacing devices. Second method uses a serial
peripheral interface (SPI) which uses serial data processing for both
data and address bytes [15]. This requires serialization of the data
and address that makes the programming more complex and occu-
pies more memory space. The third method uses serial interface
that uses common serial pin for both read and write operations
which is further more complex. This method requires additional
byte to identify whether the intended operation is read or write.
In certain cases, the application specific chip manufacturers like
ADC, dictates the type of interface to be used for the microcon-
troller interfacing. Hence, this aspect also needs consideration for
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common programming bus, chip select (CS) is used to decide the
device to be programmed. In such case, signals for the input/output
(IO), clock etc., are common across all the devices.
The novelty of this paper is a study on the different methods
used for interfacing between the microcontroller and parallel pro-
cessing devices such as FPGA’s and data converters. The paper also
compares and studies the best algorithm for different implementa-
tion conditions.
2. Materials and methods
2.1. Choosing of the microcontroller and FPGA
The microcontroller used was C8051F340 from silicon laborato-
ries. It operates at a maximum speed of 48 MHz with 4k of
on-board random access memory (RAM) and 64k flash memory.
The microcontroller has integrated USB receiver and USB
controller. It has 48 IO pins configured as five IO buses with eight
IO’s each. The microprocessor in the ultrasound scanner prototype
interfaces with a bank of ADC’s and FPGA’s. The microprocessor
firmware is written in C language [16]. One IO bus is used as the
programming header for programming the microcontroller
through the USB from the host computer. The transfer of firmware
to the microcontroller is through this header using the program-
mer hardware of m/s silicon labs.
For logic emulation systems the FPGA provides faster computa-
tion as compared to software simulation [17]. The logic designs are
customised for high performance in different types of applications
[18]. In multimode system, the FPGA’s yield significant hardware
savings and provides generic hardware in [19]. In order to meet
the above requirements, Xilinx FPGA, Spartan 3E (XC3S500E_208)
with the following specifications is chosen. The FPGA has 172 I/O
Pins and 216K Blocks of RAM. Low voltage differential signalling
(LVDS) is used for interfacing with high voltage pulser and receiver
chips. The speed of the IO Bus is 622Mbps, with EEPROM having
master–slave/JTAG (joint test action group) programming headers.2.2. Microcontroller – FPGA interface using address/data bus
The microcontroller to transmit side FPGA (Tx-FPGA) interface
was implemented using address/data bus method as shown in
Fig. 1. This method was chosen since the FPGA and microcontroller
1418 J. Jean Rossario Raj et al. / Engineering Science and Technology, an International Journal 19 (2016) 1416–1423had sufficient number of IO pins i.e. 19 pins. Hence, to make the
program logic simple, address/data bus method of interfacing
was used. The interconnection between the FPGA and the micro-
controller used 8-bit address bus, 8-bit data bus, read, write and
CS as shown in Fig. 2. The address bus is simplex i.e. from micro-
controller to the FPGA whereas the data bus is duplex. The logic
0 or low in read or write pin indicates that the proposed operation
is read or write.
The flow chart of the microcontroller program for read and
write operations of the microcontroller is given in Fig. 3. In the
write operation, the data bus uses OUT mode where as in readClock = 0 
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upon the read or write operation. The address byte is sent to the
address bus pins. In case of write operation, data byte is also sent
to the data bus pins whereas in read operation, data byte is read
from the data bus pins.
The FPGA logic for the RW operations is presented in Fig. 4.
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& data pins and moves data to the respective register location.
Similarly, in the read operation, when the read pin goes to active
low, FPGA reads the address from the address pins. The data from
the corresponding address location register is placed in the data
bus pins.
2.3. Microcontroller – FPGA interface using SPI bus
In the receive side FPGA (Rx-FPGA), sufficient IO pins were not
available. Hence, address/data bus type of interfacing followed in
Tx-FPGA was not used. Here, serial interface using SPI bus was
used. The block schematic of the microcontroller to Rx-FPGA inter-
face is given in Fig. 5. In this method, the microcontroller is acting
as the master and the Rx-FPGA is acting as the slave. The serial
address/data path frommicrocontroller to FPGA is referred as mas-
ter out slave in (MOSI) and from FPGA to microcontroller isCount = 0 
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Fig. 9. Flow chart of microcontroller firmwarereferred as master in slave out (MISO). The other interface IO’s
includes the CS and the clock, which are supplied by the microcon-
troller. The major challenge in SPI is to send and receive the data in
serial format, i.e., bit by bit.
The microcontroller program flowchart for SPI is given in Fig. 6.
An active low CS signal is used to identify the FPGA device to be
written. The microcontroller uses the write byte, read byte, sub-
routines of Fig. 6 for serial write, and read operations. The time
duration for toggling of the clock pin between the active low and
active high is controlled by the delay. In each clock, one bit is
moved to the MOSI pin during the write operation and one bit is
read from the MISO pin during the read operation. This cycle is
continued for 8 bits. In the read/write (RW) operation, one byte
of RW flag is written to the FPGA indicating the type of operation.
Further, in write operation, address and data bytes are written
whereas in read operation, address byte is written and data is read
from the MISO pins.
The flow chart of the FPGA program is given in Fig. 7. When CS
becomes active low, FPGA reads from MOSI pin bit by bit during
the rising edge of the microcontroller clock. When FPGA completes
reading one byte, based on the byte flag value, it decides whether
the operations is read or write. FPGA further reads the address
byte. For read operation, FPGA uses a logic vector for temporary
storage of the address value. FPGAmoves the data from the register
at the address location to the MISO pin bit by bit. In write opera-
tion, FPGA reads the next byte as well. FPGA moves the data value
to a temporary logic vector. Further FPGA writes the data value to
the register at the address location.2.4. Microcontroller – ADC interface using serial bus
In the developed prototype of the ultrasound scanner, AD9272
from M/s Analog Devices is used as the receiver which has the
complete analog front end comprising of the low noise amplifier
(LNA), variable gain amplifier (VGA), time gain compensation
(TGC) and the ADC [20]. Each AD9272 comprises of eight channels.
Four such AD9272’s are used in the design. The same data IO and
clock from the microcontroller is used for all the four ADC’s. TheCount = 0 
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block schematic of interconnection of microcontroller to the ADC’s
is given in Fig. 8.
The flowchart of the microcontroller firmware for the interface
with ADC’s is given in Fig. 9. The algorithm uses read byte and
write byte sub-routines for RW operations respectively. Since the
same pin of the microcontroller is used for both send and receive,Pulser channel enabling 
ReadCommand Buttons Tx & Rx-FPGA 
configurations 
Fig. 11. MATLAB GUI for configuratiothe port mode is changed to IN or OUT suitably. The sub-routine
writes or reads bit by bit for a complete byte using the IO pin. In
the composite flowchart, RW flag is written first followed by the
address, which gives an indication of the forthcoming operation.
In case of read, the microcontroller reads the data byte or in case
of write, the microcontroller writes the data byte as per the logic
of the sub-routine. A delay is given for performing the read or write
operation. The operation is bit by bit.3. Results and discussions
A prototype developed for the ultrasound scanner with USB
interface is shown in Fig. 10. The prototype has the silicon labora-
tories C8051F340 microcontroller, Xilinx FPGA’s and ADC’s
(AD9272) from analog devices. It has the microcontroller program-
ming header as well as the FPGA programming headers. The pro-
gramming of the microcontroller as well as the FPGA’s was
performed through the headers. The prototype is connected to
the laptop graphical user interface (GUI) through the USB interface.
A GUI is developed usingMATLAB software for the configuration
of different parameters of the devices. The GUI is shown in Fig. 11.
Through this GUI, the different parameters of the FPGA’s and ADC’s
are configured through themicrocontroller. The transmit frequency,
pulse burst width, selection of the channels for the transducer exci-
tation etc., are selected from the GUI. This configures the Tx-FPGA
for controlling these operations. This control from microcontroller
to the Tx-FPGA is through the address/data bus parallel interface.ADC configuration 
 or Write Configuration Register Values  
n of various scanner parameters.
Positive Pulse Trail of Excitation pulses 
Negative Pulse Trail of Excitation pulses 
Fig. 12. Output pulse waveform based on microcontroller FPGA control.
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transfers the HEX values to the microcontroller, which in-turn
writes the Tx FPGA registers through the parallel interface. The
Tx-FPGA generates the required enable and excitation pulses. The
output pulse waveforms of the transmit section used for exciting
the ultrasound transducer array is shown in Fig. 12 showing the pos-
itive and negative trail of high voltage pulses.
Similarly, AD9272 parameters like the LNA Gain, VGA Gain, AAF
upper and lower cutoff frequencies, generation of test pattern etc.,Data length UDP Pr
Fig. 13. Ethernet packets received from the prototype through microare controlled by programming the ADC’s through the microcon-
troller as shown in Fig. 11. The control to the ADC is through serial
interface. In addition, the control to the Rx-FPGA is through SPI
interface. In addition, the start and stop of scan is controlled by
the configuration of the transmit and receive FPGA’s. Upon start
of a scan, the Tx-FPGA, excites the selected channels. The Rx-
FPGA receives the data from the ADC’s, convert the data into pack-
ets and it is sent to the laptop over the Ethernet interface. The Eth-
ernet packets received from the prototype is shown in Fig. 13.
The stop scan disables the channels and stop sending the Ether-
net data packets. Thus by programming control through the micro-
controller, the developed hardware is able to be controlled very
effectively. The image was taken using a linear array transducer
probe working at 4 MHz. The receive beamforming, image and
video processing algorithms like smoothening, sharpening, his-
togram equalization etc., were performed in MATLAB graphical
user interface. The receive beamforming required delay and sum
algorithm for the simultaneously received channels. The image
obtained with a lab phantom indicating the position of the inclu-
sion as well as the depth of the phantom is given in Fig. 14.
The comparison of the three methods of microcontroller inter-
facing is given in Table 1.
It is seen from Table 1 that serial interfacing is the most com-
plex but most efficient in respect of pin usage and can be com-
monly used across all the devices. Usually execution time is not
an important criterion as the microcontroller interface is used for
machine control. However, in case the microcontroller interface
is used for data transfer, address/data bus configuration is pre-
ferred. Hence, the actual type of interfacing required is to be
decided after weighing all the pros and cons of different interfacing
methods.otocol Port 104 – ACR-NEMA 
controller, FPGA control and captured in Wireshark application.
Reflection by 
Inclusion and 
inside air gaps 
Reflection from  
bottom surface Phantom with inclusion 
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Fig. 14. Ultrasound image of a phantom with inclusion captured using the prototype.
Table 1
Comparison of the microcontroller interfacing methods.
Address/data bus SPI bus Serial bus
Hardware pins required to interface Address: 8 Clock: 1 Clock: 1
Data: 8 MOSI: 1 Data: 1
Read: 1 MISO: 1 CS: 1
Write: 1 CS: 1 Total: 3
CS: 1 Total: 4
Total: 19
Minimum active clock cycles to execute write instruction 1 RW flag: 8 RW flag: 2
Data: 8 Data: 8
Address: 8 Address: 8
Total: 24 Total: 18
Minimum active clock cycles to execute read instruction Write address: 1 RW flag: 8 RW flag: 2
Read data: 1 Write address: 8 Write address: 8
Total: 2 Read address: 8 Read address: 8
Read data: 8 Read data: 8
Total: 32 Total: 26
Execution time Fast Slow Slow
Reliability High Medium Low
Program simplicity Simple Medium Complex
Program volume and storage requirements in microcontroller and FPGA Less More Maximum
1422 J. Jean Rossario Raj et al. / Engineering Science and Technology, an International Journal 19 (2016) 1416–14234. Conclusion
The most important part of the development of the firmware
was in the development of the interface programs that was suit-
able for the interfaces supported by the application specific device
as well as the availability of pins in the interface devices. Interface
design is the most important step in the use of general-purpose
devices like microcontrollers and FPGA’s for application specific
usages and control. The use of general-purpose microcontrollers
and FPGA’s will make the hardware miniaturised and cost effective,
which is an essential requirement for telemedicine application
[21]. With the innovative approaches, it was possible to develop
highly configurable, scalable and flexible FPGA based ultrasound
systems [14,22]. The development of these interfaces helped in
the miniaturization of the hardware, thus enabling the hardware
to be used for telemedicine applications [1,23,24]. The FPGA based
implementation has helped in the hardware to be operated at high
frame rates of the order of 8000 [25,26].
One important conclusion arrived from the study after using
different types of interfaces was that it is always preferable to
use one type of interfacing across multiple devices. In this studyof microcontroller interface with FPGA’s and ADC’s, the best option
will be to go for serial interface compatible with ADC for all types
of devices. This will have the following pros and cons. The micro-
controller program becomes simple as single interface logic can
be used for all types of devices. This will also reduce the number
of microcontroller pins used. This will further reduce the number
of FPGA pins required for control also. However, the FPGA program
will be very complex and FPGA will require more storage space.
But same FPGA interface code can be used for both the FPGA’s.
While developing the different interfaces the main aspect of
consideration was the ease of programming. As a future step, all
the interfaces can be made common so that the microcontroller
program further simplifies even though there would be more com-
plications in the FPGA program algorithms. This could further
improve the design architecture.
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